

## Bibliografie

- [Băr02] Bărbat B. – *Comunicare personală*, Sibiu, iunie 2002
- [Bur97] Burger D., Austin T. – *The SimpleScalar Tool Set, Version 2.0*, University of Wisconsin Madison, USA, CSD TR #1342, June, 1997
- [Cal95] Calder, B., Grunwald, D. and Lindsay, D. - *Corpus-based Static Branch Prediction*, SIGPLAN Notices, June 1995, pp79-92
- [Cal99] Calder B., Reinman G., Tullsen D. – *Selective Value Prediction*, International Symposia of Computer Architecture (ISCA), Atlanta, SUA, May 1999
- [Cal99b] Calder B., Feller P., Eustace A. – *Value Profiling and Optimization*, Journal of Instruction-Level Parallelism 1, SUA, 1999
- [Cha95] Chang, P., Hao, E. and Patt, Y. N. - *Alternative Implementations of Hybrid Branch Predictors*, Micro-29, Ann Arbor, Michigan, November 1995, pp252-257
- [Comp97] \*\*\* - *Computer Review. The Future of Microprocessors*, IEEE Computer Society, September, 1997
- [Con99] Connors D., Hwu W.M. – *Compiler-Directed Dynamic Computation Reuse: Rationale and Initial Results*, IEEE 1072-4451, 1999
- [Des02] Deswet V., Goeman B., Bosschere K. – *Independent hashing as confidence mechanism for value predictors in microprocessors*, International Conf. EuroPar, Augsburg, Germany, 2002
- [EgaVin02] Egan C., Steven G., Vințan L. – *Cached Two-Level Adaptive Branch Predictors with Multiple Stages*, pg. 179-191, în revista "Lecture Notes in Computer Science", vol. 2299, Springer-Verlag, ISSN 0302-9743, ISBN 3-540-43409-7, Berlin Heidelberg, 2002
- [Egg97] Eggers S. et al. - *Simultaneous Multithreading: A Platform for Next-Generation Processors*, IEEE Micro, Sept.-Oct., 1997
- [Eme97] Emer J., Gloy N. – *A Language for Describing Predictors and it's Application to Automatic Synthesis*, Conferința ISCA '97, Denver, USA, 1997
- [Eve98] Evers, M., Patel, S. J., Chappell, R. S. and Patt, Y. N. - *An Analysis of Correlation and Predictability: What makes Two-level Branch Predictors Work*, Conferința ISCA '25, Barcelona, Spain, June 1998, pp52-61
- [FlorVin02] Florea A., Vințan L., Sima D. - *Understanding Value Prediction through Complex Simulations*, Proceedings of The 5<sup>th</sup> International Conf. on Technical Informatics (CONTI '2002), University "Politehnica" of Timisoara, Romania, octombrie 2002
- [Gab98] Gabbay F., Mendelsohn A – *Using Value Prediction To Increase The Power Of Speculative Execution Hardware*, ACM Transactions on Computer Systems, vol 16, nr. 3, 1998
- [Gal93] Gallant S. I. - *Neural Networks and Expert Systems*, MIT Press, 1993
- [Gel02] Gellert A. – *Îmbunătățiri ale arhitecturilor superscalare prin implementarea unor tehnici de predicție dinamică a valorilor*, Lucrare de diplomă (îndrumător: prof. L. Vințan), Universitatea "L. Blaga", Catedra de calculatoare, Sibiu, 2002

- [Gri00] Grigoraş D. - *Calculul paralel*, Ed. Computer Libris Agora, ISBN 973-97534-6-9, 2000
- [Gun97] Gunther B. - *Multithreading with Distributed Functional Units*, IEEE Trans. on Comp., no. 4, 1997
- [Hen02] Hennessy, J. L. and Patterson, D. A. - *Computer Architecture: A Quantitative Approach*, Morgan Kaufmann, 3<sup>rd</sup> Edition, 2002
- [Hua98] Huang J., Lilja D. – *Exploiting Basic Block Value Locality with Block Reuse*, University of Minnesota, Technical Report No. HPPC-98-09, 1998
- [Kla98] Klauser A., Paithankar A., Grunwald D. – *Selective Eager Execution on the PolyPath Architecture*, International Symposia on Computer Architecture (ISCA), Barcelona, 1998
- [Lep00] Lepak K., Lipasti M. – *On The Value Locality of Store Instructions*, International Symposia on Computer Architecture, Vancouver, Canada, 2000
- [Lip96a] Lipasti M., Wilkerson C., Shen P. – *Value Locality and Load Value Prediction*, 17<sup>th</sup> ASPLOS International Conference VII, pg. 138-147, MA, SUA, October 1996
- [Lip96] Lipasti M., Shen J.P. – *Exceeding The Dataflow Limit Via Value Prediction*, Proceedings of the 29<sup>th</sup> ACM/IEEE International Symposium on Microarchitecture, December, 1996
- [Mar99] Marcuello P., Tubella J., Gonzales A. – *Value Prediction for Speculative Mutithreaded Architectures*, 1072-4451/IEEE, 1999
- [Max98] Maxim C., Rochange C., Sainrat P. - *Instruction Reuse Based on Dependent Instruction Sequences*, Proc. of 6-th Int'l Symp. on Automatic Control and Computer Science, vol. 2, ISBN 973-9390-42-0, Iaşi, 1998
- [McF93] McFarling, S. - *Combining Branch Predictors*, WRL Technical Note, TN36, DEC, June 1993
- [Mih99] Mişu I.Z. - *Arhitectura sistemelor de calcul. Concepte avansate de proiectare*, Editura Casa Cărţii de Ştiinţă, Cluj-Napoca, 1999
- [Mud96] Mudge, T.N., Chen, I., Coffey, J. - *Limits of Branch Prediction*, Technical Report, Electrical Engineering and Computer Science Department, The University of Michigan, Ann Arbor, Michigan, USA, January 1996
- [Neu45] Neumann, J.v. – *First Draft of a Report on the EDVAC*, Princeton University, 1945, republicat în “IEEE Annals of the History of Computing”, vol.5, no.4, 1993
- [Pan92] Pan, S., So, K. and Rahmeh, J. T. - *Improving the Accuracy of Dynamic Branch Prediction Using Branch Correlation*, ASPLOS-V International Conf., Boston, October 1992, pp76-84
- [Pat97] Patel, S. J. – *Critical Issues Regarding the Trace Cache Fetch Mechanism*, Technical Report, CSE-TR-335-97, University of Michigan, SUA, 1997
- [Pop00] Popesch Th. – *Serii de timp*, Editura Tehnică, Bucureşti, 2000
- [Saz97] Sazeides Y., Smith J.E. – *The Predictability of Data Values*, Proceedings of The 30<sup>th</sup> Annual International Symposium on Microarchitecture, December, 1997

- [Saz98] Sazeides Y., Smith J.E. – *Modeling Program Predictability*, 1063-6897/IEEE, 25<sup>th</sup> ISCA, 1998
- [Saz99] Sazeides Y.T. – *An Analysis of Value Predictability and its Application to a Superscalar Processor*, PhD Thesis, University of Wisconsin-Madison, SUA, 1999
- [Sil99] Silc J., Robic B., Ungerer T. - *Processor Architecture, from Dataflow to Superscalar and beyond*, Springer-Verlag, 1999
- [Sod97] Sodani A., Sohi G. – *Dynamic Instruction Reuse*, International Symposia on Computer Architecture (ISCA), Denver, SUA, 1997
- [Sod98] Sodani A., Sohi G. - *Understanding the Differences Between Value Prediction And Instruction Reuse*, 0-8186-8609-X/IEEE, 1998
- [Sod98b] Sodani A., Sohi G. – *An Empirical Analysis of Instruction Repetition*, International ASPLOS Conference, 0-8186-8609-X/IEEE, 1998
- [Sod00] Sodani A. - *Dynamic Instruction Reuse*, Teză de doctorat, University of Wisconsin – Madison, SUA, 2000
- [SPEC] - *The SPEC benchmark programs*, <http://www.spec.org>
- [Spr97] Sprangle, E., Chappell, R. S., Alsup, M. and Patt, Y. N. - *The Agree Predictor: A Mechanism for Reducing Negative Branch History Interference*, Conferința ISCA'24, Denver, Colorado, June 1997, pp284-291
- [SteVin01] Steven G., Egan C., Anguera R., Vințan L. – *Dynamic Branch Prediction using Neural Networks*, Proceedings of International Euromicro Conference DSD '2001, ISBN 0-7695-1239-9, Warsaw, Poland, September, 2001 (pg.178-185)
- [Str01] Strugaru C. – *Calculatoare. Subsystemul de intrare-ieșire*, Editura “Orizonturi universitare”, Timișoara, 2001
- [Ște00] Ștefan Gh. – *Circuite și sisteme digitale*, Editura Tehnică, București, 2000
- [Tsa99] Tsai J. Y. et al. - *The Superthreaded Processor Architecture*, IEEE Trans. on Computers, no. 9, 1999
- [Țăp99] Țăpuș N. – *A New Approach of Parallel Computing*, Proceedings of The 12<sup>th</sup> International Conf. on Control Systems and Computer Science, vol. 2, Bucharest, 1999
- [Vin97] Vințan L., Armat C. - *Microprocesoare superscalare. Principii, realizări comerciale, perspective*, în revista PC-Report, pg.40-46, Editura Computer Press Agora, ISSN 1220-9856, decembrie, 1997
- [Vin99] Vințan L. - *Towards a High Performance Neural Branch Predictor*, Proceedings of The International Joint Conference on Neural Networks - IJCNN '99 (CD-ROM, ISBN 0-7803-5532-6), Washington DC, USA, 10-16 July, 1999
- [Vin99b] Vințan, L. N. and Egan, C. - *Extending Correlation in Branch Prediction Schemes*, Euromicro International Conference, September 1999, Milano, Italy
- [Vin00] Vințan L. - *Arhitecturi de procesoare cu paralelism la nivelul instrucțiunilor*, Editura Academiei Române, București, ISBN 973-27-0734-8, 2000 (264 pg.)

- [Vin00b] Vințan N. Lucian, Florea Adrian – *Microarhitecturi de procesare a informației*, Editura Tehnică, București, ISBN 973-31-1551-7, 2000 (312 pg.)
- [Vin01] Vințan L. - *Reutilizare, predicție și speculație*, în revista NET-Report, nr.111, pg. 15-20, Editura Agora Media, ISSN 1582-4497, octombrie, 2001
- [Vin01b] Vințan L., Sbera M., Florea A. – *Pre-computed Branch Prediction*, Acta Universitatis Cibiniensis, Technical Series. Computer Science and Automatic Control, pg. 91-100, vol. XLIII, ISSN 1221-4949, Ed. Universității “L. Blaga” din Sibiu, 2001
- [Vin01c] Vințan L. – *Gânduri de seară despre știința computerului...*, în revista NetReport nr.108, septembrie, 2001
- [Vin02] Vințan L. – *Predicția valorilor instrucțiunilor*, în revista NET-Report, nr.115, pg. 11-17, Editura Agora Media, ISSN 1582-4497, aprilie, 2002
- [Wal99] Wallace S., Calder B., Tullsen D. - *Threaded Multiple Path Execution*, 25<sup>th</sup> Int'l Symp. on Computer Architecture (ISCA), Barcelona, June, 1999
- [Wang97] Wang K, Franklin M. - *Highly Accurate Data Value Precision Using Hybrid Predictors*, Proceedings of The 30<sup>th</sup> International Symposium on Microarchitecture, 1997
- [Yeh92] Yeh, T. and Patt Y. - *Alternative Implementations of Two-Level Adaptive Branch Prediction*, ISCA -19, Gold Coast, Australia, May 1992, pp124-134